Alliance CAD System

5.0.20070718 GPL (GNU General Public License)    
3.4/5 23
Alliance CAD System are EDA tools for VLSI design.




Alliance is a complete set of free CAD tools and portable libraries for VLSI design. Alliance CAD System includes a VHDL compiler and simulator, logic synthesis tools, and automatic place and route tools.

A complete set of portable CMOS libraries is provided. Alliance is the result of a twelve year effort spent at ASIM department of LIP6 laboratory of the Pierre et Marie Curie University (Paris VI, France).

Alliance has been used for research projects such as the 875 000 transistors StaCS superscalar microprocessor and 400 000 transistors IEEE Gigabit HSL Router.

Alliance provides CAD tools covering most of all the digital design flow:

VHDL Compilation and Simulation
Model checking and formal proof
RTL and Logic synthesis
Data-Path compilation
Macro-cells generation
Place and route
Layout edition
Netlist extraction and verification
Design rules checking
Last updated on July 30th, 2007

0 User reviews so far.